summaryrefslogtreecommitdiff
path: root/scripts/Lindent
diff options
context:
space:
mode:
authorMax Filippov <jcmvbkbc@gmail.com>2015-08-24 19:44:46 +0300
committerChris Zankel <chris@zankel.net>2016-03-11 08:53:31 +0000
commitabfbd89595e91d5108f807e10bbd2152bc55f36b (patch)
treefea9190c224b121a092723b450f3d03a9b84a992 /scripts/Lindent
parent4611bf7eb52599cb7549eed10f1ab609cbcdfa4b (diff)
downloadlinux-abfbd89595e91d5108f807e10bbd2152bc55f36b.tar.gz
linux-abfbd89595e91d5108f807e10bbd2152bc55f36b.tar.xz
xtensa: xtfpga: fix serial port register width and endianness
Serial port is attached to XTFPGA boards as native endian device, mark it as such in DTS and pass correct endianness in platform data. Set register width in DTS to 4, this way it matches the platform data and works correctly on big-endian CPUs. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Diffstat (limited to 'scripts/Lindent')
0 files changed, 0 insertions, 0 deletions