summaryrefslogtreecommitdiff
path: root/arch/arc/mm/cache.c
Commit message (Expand)AuthorAge
* ARC: mm: Decouple RAM base address from kernel link addressEugeniy Paltsev2017-09-01
* ARCv2: IOC: Tighten up the contraints (specifically base / size alignment)Eugeniy Paltsev2017-09-01
* ARCv2: SLC: provide a line based flush routine for debuggingVineet Gupta2017-08-30
* ARC: set boot print log level to PR_INFONoam Camus2017-08-28
* ARCv2: PAE40: set MSB even if !CONFIG_ARC_HAS_PAE40 but PAE exists in SoCVineet Gupta2017-08-04
* ARCv2: PAE40: Explicitly set MSB counterpart of SLC region ops addressesAlexey Brodkin2017-08-04
* ARCv2: SLC: Make sure busy bit is set properly for region opsAlexey Brodkin2017-08-04
* ARCv2: mm: Merge 2 updates to DC_CTRL for region flushVineet Gupta2017-05-02
* ARCv2: mm: Implement cache region flush operationsVineet Gupta2017-05-02
* ARC: mm: Move full_page computation into cache version agnostic wrapperVineet Gupta2017-05-02
* ARCv2: SLC: Make sure busy bit is set properly on SLC flushingAlexey Brodkin2017-03-30
* ARC: Revert "ARC: mm: IOC: Don't enable IOC by default"Vineet Gupta2017-01-18
* ARC: mm: split arc_cache_init to allow __init reaping of bulkVineet Gupta2017-01-18
* ARCv2: IOC: Use actual memory size to setup aperture sizeVineet Gupta2017-01-18
* ARCv2: IOC: Adhere to progamming model guidelines to avoid DMA corruptionVineet Gupta2017-01-18
* ARCv2: IOC: refactor the IOC and SLC operations into own functionsVineet Gupta2017-01-18
* ARC: mmu: clarify the MMUv3 programming modelVineet Gupta2017-01-04
* ARC: mm: arc700: Don't assume 2 colours for aliasing VIPT dcacheVineet Gupta2016-12-19
* ARC: mm: No need to save cache version in @cpuinfoVineet Gupta2016-12-19
* ARC: mm: IOC: Don't enable IOC by defaultVineet Gupta2016-11-28
* ARCv2: boot log: print IOC exists as well as enabled statusVineet Gupta2016-10-28
* ARCv2: IOC: use @ioc_enable not @ioc_exist where intendedVineet Gupta2016-10-24
* ARCv2: Support dynamic peripheral address space in HS38 rel 3.0 coresVineet Gupta2016-09-30
* ARC: Elide redundant setup of DMA callbacksVineet Gupta2016-08-10
* Fix typosAndrea Gelmini2016-05-30
* mm, fs: get rid of PAGE_CACHE_* and page_cache_{get,release} macrosKirill A. Shutemov2016-04-04
* ARCv2: ioremap: Support dynamic peripheral address spaceVineet Gupta2016-03-19
* ARC: dma: ioremap: use phys_addr_t consistenctly in code pathsVineet Gupta2016-03-19
* ARC: Fix misspellings in comments.Adam Buchbinder2016-03-11
* mm: differentiate page_mapped() from page_mapcount() for compound pagesKirill A. Shutemov2016-01-15
* ARC: mm: PAE40 supportVineet Gupta2015-10-29
* ARC: mm: PAE40: switch to using phys_addr_t for physical addressesVineet Gupta2015-10-28
* ARC: mm: preps ahead of HIGHMEM supportVineet Gupta2015-10-28
* ARC: boot log: move helper macros to header for reuseVineet Gupta2015-10-17
* ARC: Eliminate some ARCv2 specific code for ARCompact buildVineet Gupta2015-08-21
* ARCv2: IOC: Allow boot time disableAlexey Brodkin2015-08-20
* ARCv2: SLC: Allow boot time disableVineet Gupta2015-08-20
* ARCv2: Support IO Coherency and permutations involving L1 and L2 cachesAlexey Brodkin2015-08-20
* ARCv2: guard SLC DMA ops with spinlockAlexey Brodkin2015-07-06
* ARCv2: SLC: Handle explcit flush for DMA ops (w/o IO-coherency)Vineet Gupta2015-06-25
* ARCv2: MMUv4: support aliasing icache configVineet Gupta2015-06-22
* ARCv2: MMUv4: cache programming model changesVineet Gupta2015-06-22
* ARC: untangle cache flush loopVineet Gupta2015-06-19
* ARC: cacheflush: No need to retain DC_CTRL from __before_dc_op()Vineet Gupta2015-06-19
* ARC: cacheflush: move some code around, delete old commentsVineet Gupta2015-06-19
* ARC: mm/cache_arc700.c -> mm/cache.cVineet Gupta2015-06-19
generated by cgit v1.2.1 (git 2.18.0) at 2025-04-10 06:43:52 +0000