summaryrefslogtreecommitdiff
path: root/arch/arm/mm/cache-v7.S
Commit message (Expand)AuthorAge
* ARM: 8729/1: Hook B15 readahead cache functions based on processorFlorian Fainelli2017-12-17
* scripts/spelling.txt: add "swith" pattern and fix typo instancesMasahiro Yamada2017-02-27
* ARM: cache-v7: optimise test for Cortex A9 r0pX devicesRussell King2015-04-14
* ARM: cache-v7: optimise branches in v7_flush_cache_louisRussell King2015-04-14
* ARM: cache-v7: consolidate initialisation of cache level indexRussell King2015-04-14
* ARM: cache-v7: shift CLIDR to extract appropriate field before maskingRussell King2015-04-14
* ARM: cache-v7: use movw/movt instructionsRussell King2015-04-14
* ARM: convert all "mov.* pc, reg" to "bx reg" for ARMv6+Russell King2014-07-18
* ARM: 8055/1: cacheflush: use -st dsb option for ensuring completionWill Deacon2014-05-25
* ARM: 7919/1: mm: refactor v7 cache cleaning ops to use way/index sequenceLorenzo Pieralisi2013-12-29
* ARM: mm: use inner-shareable barriers for TLB and user cache operationsWill Deacon2013-08-12
* ARM: 7752/1: errata: LoUIS bit field in CLIDR register is incorrectJon Medhurst2013-06-17
* arm: Add v7_invalidate_l1 to cache-v7.SDinh Nguyen2013-02-11
* ARM: 7606/1: cache: flush to LoUU instead of LoUIS on uniprocessor CPUsWill Deacon2012-12-20
* Merge branch 'fixes' into for-linusRussell King2012-10-11
|\
| * ARM: 7541/1: Add ARM ERRATA 775420 workaroundSimon Horman2012-09-28
* | ARM: mm: rename jump labels in v7_flush_dcache_all functionLorenzo Pieralisi2012-09-25
* | ARM: mm: implement LoUIS API for cache maintenance opsLorenzo Pieralisi2012-09-25
|/
* ARM: 7408/1: cacheflush: return error to userspace when flushing syscall failsWill Deacon2012-05-02
* ARM: 7325/1: fix v7 boot with lockdep enabledRabin Vincent2012-02-15
* ARM: 7321/1: cache-v7: Disable preemption when reading CCSIDRStephen Boyd2012-02-09
* ARM: 7091/1: errata: D-cache line maintenance operation by MVA may not succeedWill Deacon2011-09-17
* ARM: mm: cache-v7: Use the new processor struct macrosDave Martin2011-07-07
* ARM: 6941/1: cache: ensure MVA is cacheline aligned in flush_kern_dcache_areaWill Deacon2011-05-26
* Fix common misspellingsLucas De Marchi2011-03-31
* ARM: 6528/1: Use CTR for the I-cache line size on ARMv7Catalin Marinas2010-12-12
* ARM: 6405/1: Handle __flush_icache_all for CONFIG_SMP_ON_UPTony Lindgren2010-10-04
* ARM: Allow SMP kernels to boot on UP systemsRussell King2010-10-04
* ARM: 6139/1: ARMv7: Use the Inner Shareable I-cache on MPSantosh Shilimkar2010-05-20
* ARM: 6112/1: Use the Inner Shareable I-cache and BTB ops on ARMv7 SMPCatalin Marinas2010-05-08
* ARM: dma-mapping: fix for speculative prefetchingRussell King2010-02-15
* ARM: dma-mapping: remove dmac_clean_range and dmac_inv_rangeRussell King2010-02-15
* ARM: dma-mapping: provide per-cpu type map/unmap functionsRussell King2010-02-15
* ARM: add size argument to __cpuc_flush_dcache_pageRussell King2009-12-14
* ARM: 5746/1: Handle possible translation errors in ARMv6/v7 coherent_user_rangeCatalin Marinas2009-10-07
* Thumb-2: Implement the unified arch/arm/mm supportCatalin Marinas2009-07-24
* ARMv7: Add extra barriers for flush_cache_all compressed/head.SCatalin Marinas2008-11-06
* [ARM] 5227/1: Add the ENDPROC declarations to the .S filesCatalin Marinas2008-09-01
* [ARM] armv7: add support for ARMv7 cores.Catalin Marinas2007-05-08
generated by cgit v1.2.1 (git 2.18.0) at 2024-11-13 16:26:41 +0000