summaryrefslogtreecommitdiff
path: root/drivers/clk/mediatek
Commit message (Expand)AuthorAge
* clk: mediatek: remove hdmitx_dig_cts from TOP clocksPhilipp Zabel2016-05-06
* clk: mediatek: Add hdmi_ref HDMI PHY PLL reference clock outputPhilipp Zabel2016-05-06
* clk: mediatek: make dpi0_sel propagate rate changesPhilipp Zabel2016-05-06
* clk: mediatek: Make reset_control_ops constPhilipp Zabel2016-03-29
* clk: mediatek: Remove CLK_IS_ROOTStephen Boyd2016-03-02
* clk: mediatek: Fix memory leak on clock init failJames Liao2016-01-29
* clk: move the common clock's to_clk_*(_hw) macros to clk-provider.hGeliang Tang2016-01-29
* clk: mediatek: Add USB clock support in MT8173 APMIXEDSYSJames Liao2015-10-01
* clk: mediatek: Add subsystem clocks of MT8173James Liao2015-10-01
* clk: mediatek: Fix rate and dependency of MT8173 clocksJames Liao2015-10-01
* clk: mediatek: Add fixed clocks support for Mediatek SoC.James Liao2015-10-01
* clk: mediatek: Add __initdata and __init for data and functionsJames Liao2015-10-01
* clk: mediatek: Remove unused code from MT8173.James Liao2015-10-01
* clk: mediatek: Removed unused dpi_ck clock from MT8173James Liao2015-10-01
* clk: mediatek: add 13mhz clock for MT8173Joe.C2015-10-01
* Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd2015-07-28
|\
| * clk: mediatek: Properly include clk.hStephen Boyd2015-07-20
* | clk: mediatek: Add MT8173 MMPLL change rate supportJames Liao2015-07-28
* | clk: mediatek: Fix calculation of PLL rate settingsJames Liao2015-07-28
* | clk: mediatek: Fix PLL registers setting flowJames Liao2015-07-28
* | clk: mediatek: mt8173: Fix enabling of critical clocksSascha Hauer2015-07-06
|/
* clk: mediatek: Fix apmixedsys clock registrationJames Liao2015-06-04
* clk: mediatek: Initialize clk_init_dataRicky Liang2015-05-19
* clk: mediatek: Add basic clocks for Mediatek MT8173.James Liao2015-05-05
* clk: mediatek: Add basic clocks for Mediatek MT8135.James Liao2015-05-05
* clk: mediatek: Add reset controller supportSascha Hauer2015-05-05
* clk: mediatek: Add initial common clock support for Mediatek SoCs.James Liao2015-05-05
generated by cgit v1.2.1 (git 2.18.0) at 2024-09-02 21:28:57 +0000